By Topic

Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Larsson, P. ; Linkoping Univ., Sweden

Adding on-chip decoupling capacitance has become a popular method to reduce dI/dt noise in integrated circuits. The most area-efficient realization of on-chip capacitance in a standard CMOS process is to use the gate capacitance of MOS transistors. In this paper, the inevitable parasitic resistance of an MOS transistor is estimated, which is important for two reasons. The resistive noise caused by this parasitic must be kept low, and, if properly sized, this resistance can be used to dampen potential resonance oscillations

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:32 ,  Issue: 4 )