By Topic

A Configurable FPGA Implementation of PEG-based PS-LDPC Decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kun Wang ; Commun. Res. Center, Harbin Inst. of Technol., Harbin, China ; Ning-qing Liu ; Bin Sun ; Hao-wei Sun

Low-density parity-check (LDPC) codes form an important subclass of error correcting coding techniques, and its implementation has been hot spot of domains such as signal process, magnetic recording or next generation communication for years. This paper proposes a configurable FPGA implementation of Partition-and-Shift LDPC decoder based on Min-Sum algorithm. An MPEG algorithm is introduced to reduce the complexity of searching for closed paths in shift matrix. And a routing paths switch concept is proposed to realize the expected configurability. Benefits of the proposed technique are demonstrated with FPGA design for differently configured PS-LDPC decoders which all achieve a Gbps throughput, low hardware cost and excellent BER performance at 16 iterations.

Published in:

Pervasive Computing Signal Processing and Applications (PCSPA), 2010 First International Conference on

Date of Conference:

17-19 Sept. 2010