By Topic

A VLSI chip for image compression using variable block size segmentation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Aruru, S.B. ; Center for Microelectron. Res., Univ. of South Florida, Tampa, FL, USA ; Ranganathan, N. ; Namuduri, K.R.

The paper describes a VLSI architecture for lossless image compression based on the Variable Block Size Segmentation (VBSS) scheme. The VBSS scheme segments the image into variable size blocks, extracts the redundancy features in them, and encodes the blocks using suitable coding techniques in order to obtain maximum compression. The scheme is computationally intensive and time consuming when implemented in software. The proposed architecture fully utilizes the principles of parallelism and pipelining in order to obtain high speed and throughput. It requires simple basic cells and regular nearest-neighbor communication making it suitable for VLSI implementation. A prototype CMOS VLSI chip implementing the image characteristics extraction subsystem has been designed and verified using the Cadence design tools at the University of South Florida. The chip can be used to process an image of 1024× 1024 pixels in 1.3 ms operating at a frequency of 100 MHz

Published in:

Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE International Conference on

Date of Conference:

7-9 Oct 1996