By Topic

Research on Configuration Optimization Techniques for Reconfigurable DSP Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Duan, R. ; Beijing Aerosp. Autom. Control Inst., Beijing, China ; Yanning Wang ; Jie Liang

The paper discusses the configuration optimization scheme of a reconfigurable DSP processor. According to the facts that the coarse-grained reconfigurable computing structures have less configuration information and fast configuration process, a hybrid storage arrangement of data and configuration is proposed. Taking advantages of bus-multiplexing and hybrid storage, the higher memory utilization rate and less on-chip wiring overheads have been achieved.

Published in:

Pervasive Computing Signal Processing and Applications (PCSPA), 2010 First International Conference on

Date of Conference:

17-19 Sept. 2010