By Topic

The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Marc Hunger ; Inst. of Electr. Eng. & Inf. Technol., Univ. of Paderborn, Paderborn, Germany ; Sybille Hellebrand

Hardware redundancy provides an effective approach to compensate errors online. In addition to that, built-in redundancy can also compensate manufacturing defects and help to increase yield. If both yield improvement and online fault tolerance are addressed, classical models for yield and product quality are no longer sufficient, since a defect-free chip comprises the whole potential of redundancy whereas functional chips with compensated defects may have a strongly reduced fault-tolerance. In this work we focus on TMR systems and analyze the yield and product quality for a desired fault-tolerance level. Both parameters are determined by the probability that manufactured chips show the specified input/output behavior and are able to tolerate additional faults online. Computing the exact values of this probability requires a complex multiple fault analysis. Therefore also lower and upper bounds are presented, and it is shown how the properties of TMR can be exploited to speed up the fault analysis.

Published in:

2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems

Date of Conference:

6-8 Oct. 2010