By Topic

A Switch Box Architecture to Mitigate Bridging and Short Faults in SRAM-Based FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ebrahimi, H. ; Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran, Iran ; Zamani, M.S. ; Razavi, S.A.

SRAM-based FPGAs suffer from soft errors caused by cosmic particles. This paper introduces a new switch box architecture to mitigate soft errors. In this switch box architecture, the number of SRAM bits required for programming the switch boxes is reduced by means of switch reduction with slight impact on routing capability of the switch box. This architecture does not require any modification of the existing placement and routing algorithms. The proposed architecture was evaluated on several MCNC benchmarks using VPR tool. The experimental results show that this architecture decreases the susceptibility of switch boxes to single event upsets by about 18% on average compared to the traditional ones. Also, our architecture decreases the probability of ridging and short faults in the switch boxes by about 32% on average.

Published in:

Defect and Fault Tolerance in VLSI Systems (DFT), 2010 IEEE 25th International Symposium on

Date of Conference:

6-8 Oct. 2010