By Topic

An NProd Algorithm IP Design for Real-Time Image Matching Application onto FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Zeng Yonghong ; Inst. 8357, Third Acad. of China Aerosp. Sci. & Ind. Corp., Tianjin, China

Real-time image matching is usually a core operation in many embedded applications. Often in such applications, low implementation costs and short time-to-market are required. Field programmable gates array (FPGA) based reconfigurable hardware implementation, which provides all the benefits of hardware acceleration while retaining the flexibility of programmability, presents an effective approach to real-time image processing applications. In view of the Verilog HDL and FPGA programmable technology, an efficient FPGA-based intellectual property (IP) core designing methodology to implement such high performance algorithm as normalized product correlation (NProd) image matching algorithm is discussed in this paper, which includes IP-core implementing flow, parametric RTL-level software IP-core design, hardware synthesis, simulation and verification.

Published in:

Electrical and Control Engineering (ICECE), 2010 International Conference on

Date of Conference:

25-27 June 2010