By Topic

System Level Design of a Digital Audio Class D Power Amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hui Feng ; VLSI Inst., Tongji Univ., Shanghai, China ; Zeqi Yu ; Zhigang Han ; Fan Feng

Based on an error correction method for digital audio class D power amplifiers, a digital audio class D power amplifier is designed at system level in this paper. The power amplifier includes a high-performance low-complexity 8× interpolation filter, a 5-bit 8th-order sigma-delta modulator, a digital double-edge PWM generator and a H-bridge power stage, and can correct the error caused by power supply noise in power stage and nonlinearity of digital PWM generator. At last, the digital audio power amplifier is simulated, the simulation results indicate the maximal SNR of the power amplifier is 103 dB, which is enough to suit the need of high-performance audio power amplifier.

Published in:

Multimedia Technology (ICMT), 2010 International Conference on

Date of Conference:

29-31 Oct. 2010