By Topic

Synthesis of circuits and systems from hierarchical and parallel specifications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sklyarov, V. ; Dept. of Electron., Telecommun. & Inf., Univ. of Aveiro, Aveiro, Portugal

The paper integrates the results of the previous work and presents the complete methodology for synthesis of digital circuits and systems from hierarchical and parallel specifications expressed in the form of hierarchical graph-schemes. Such specifications provide support for design reuse, parallelization and other important features highlighted in the paper. The synthesis is based on the model of a hierarchical finite state machine (HFSM) and the proposed design templates. Two different types of HFSM (with explicit and implicit modules) are discussed. Practicability and advantages of the proposed technique are demonstrated on numerous examples, such as data sorting, priority buffering and embedded controllers.

Published in:

Electronics Conference (BEC), 2010 12th Biennial Baltic

Date of Conference:

4-6 Oct. 2010