System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Reconfigurable logic for array processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bakkes, P.J. ; Dept. of Electr. & Electron. Eng., Stellenbosch Univ., South Africa ; Du Plessis, J.J.

The architecture of the MIX system is described. It was designed to investigate some of the factors involved in applying reconfigurable and/or fixed logic in a typical engineering algorithm. A matrix-vector multiplier of 32 bit floating point numbers, is used as a vehicle for the investigation. The results indicate that fixed logic is more suited for floating point units and memories while reconfigurable logic is useful for implementing control logic providing significant flexibility. It is also found that the additional delay in reconfigurable logic can very effectively overlap with the operating time of the fixed logic subsystems. The advantage of reconfigurability of the control is therefore combined with the high bandwidth properties of the fixed logic

Published in:

AFRICON, 1996., IEEE AFRICON 4th  (Volume:2 )

Date of Conference:

24-27 Sep 1996