By Topic

Power management in high-level design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ferguson, F. ; Synopsys Inc., USA ; Ben Chen ; Mauskar, A.

Power is significant concern for any application that distinguishes itself by battery life (e.g., pagers, cellular phones, etc.), but this is not the only power sensitive market. Power management is just as critical for today's ASIC and IC designers in nearly every market segment. Consider the following: Increased power increases electromigration and reduces reliability in long-life-cycle telecom products. Adding heat sinks or moving from plastic to ceramic packaging significantly increases the cost per unit in high volume' chips. In deep-submicron design, increasing complexity and higher clock frequencies result in higher power consumption. There are many opportunities in the design process for designers to reduce power consumption. Following is an overview of how designers can reduce power consumption throughout the design process using power analysis and optimization

Published in:

ASIC, 1996., 2nd International Conference on

Date of Conference:

21-24 Oct 1996