By Topic

A full-parallel architecture ASIC implementation of FP-based multilayered feedforward neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liu Ling ; Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China ; Zhao Yannan ; Zhang Bo

This paper describes an approach to the ASIC implementation of a multilayered feedforward neural network. Based on a new learning algorithm (Forward Propagation Algorithm), our system realizes a real full-parallel architecture and allows all of the neurons to work parallelly and independently. Hardware cost is greatly reduced and the network is easy to expand. The current results of our implementation using an Xinlinx FPGA chip are also presented

Published in:

ASIC, 1996., 2nd International Conference on

Date of Conference:

21-24 Oct 1996