By Topic

An FPGA approach of channel decoder for DAB test receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jianxin Wang ; Dept. of Electron. Eng., Tsinghua Univ., Beijing, China ; Zaiwang Dong

The Digital Audio Broadcasting (DAB) system promises to provide CD-quality sounds and flexible data services to mobile, portable and fixed receivers. In order to achieve high quality in multipath environment, a complicated channel coding and modulation scheme is adopted. This paper presents a channel decoding architecture for DAB test receiver, which accomplishes the functions including program selection, de-multiplexing, time de-interleaving, null symbol insertion into punctured bit-stream and Viterbi decoding. The channel decoder was successfully realized on field programmable gate arrays and Viterbi decoding chips

Published in:

ASIC, 1996., 2nd International Conference on

Date of Conference:

21-24 Oct 1996