By Topic

Modeling and simulation of logic circuits using CNFETs and interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ebrahim Abiri ; Department of Electrical and Electronics Engineering, Shiraz University of Technology, Iran ; Mohammad Reza Salehi ; Zahra Mehrjoo

In this paper a new RLC model of a CNFET is presented. The S parameter formulation and analysis is utilized to investigate this two port model for drain to source signal transmission. The characteristic of the new topology is that using CNT interconnects instead of metallic ones, makes the model comfortable to be used in structures with more than one transistor connected to each other like VLSI circuits. Some logic circuits are simulated due to this approach in the end. All simulations are done in software “ADS 2008”.

Published in:

Circuits,Communications and System (PACCS), 2010 Second Pacific-Asia Conference on  (Volume:1 )

Date of Conference:

1-2 Aug. 2010