By Topic

Near-threshold adiabatic flip-flops based on PAL-2N circuits in nanometer CMOS processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jianping Hu ; Fac. of Inf. Sci. & Technol., Ningbo Univ., Ningbo, China ; Xiaoying Yu

This paper presents ultra low-power adiabatic flip-flops that operate on near-threshold region. The near-threshold flip-flops are realized by PAL-2N (pass-transistor adiabatic logic with NMOS pull-down configuration) circuits. A near-threshold mode-10 counter is verified. All circuits are simulated using NCSU PDK 45 nm technology by varying supply voltage from 0.2 V to 0.9 V with 0.1 V steps. Based on the simulation results, the adiabatic flip-flops that operate on medium-voltage region can not only keep reasonable speed but also reduce greatly energy consumptions.

Published in:

Circuits,Communications and System (PACCS), 2010 Second Pacific-Asia Conference on  (Volume:1 )

Date of Conference:

1-2 Aug. 2010