Referenced Items are not available for this document.
In this paper, we present the mapping of 64 and 1024-point FFT algorithms on a Radix-4 FFT accelerator generated using a hardware template called CREMA. The accelerator designed is targeted for FPGA. The execution time for 64 and 1024-point FFT meets 802.11a/g and 3GPP-LTE timing constraints. A speed-up from 3X to 68X was achieved when both of the implementations were compared with similar and general purpose platforms.
Published in:
System on Chip (SoC), 2010 International Symposium on
Date of Conference: 29-30 Sept. 2010
- Page(s):
- 154 - 157
- Print ISBN:
- 978-1-4244-8279-5
- INSPEC Accession Number:
- 11639575
- Conference Location :
- Tampere
- Digital Object Identifier :
- 10.1109/ISSOC.2010.5625545
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
