By Topic

Time-space energy consumption modeling of dynamic reconfigurable coarse-grain array processor datapath for wireless applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Martin Palkovic ; Imec Kapeldreef 75, 3001 Heverlee, Belgium ; Matthias Hartmann ; Osman Allam ; Praveen Raghavan
more authors

The power consumption is a key aspect when designing a handheld device. Even when cycle accurate instruction set simulators for the ASIPs used in SDRs are existing to evaluate the performance of given mapping, the power consumption is evaluated only in the later phase during gate-level simulation. In this paper we propose an automatic way how to obtain dynamic energy consumption per opcode activation of an ASIP baseband-processor of our SDR platform. We use the results obtained for time-space energy consumption modeling of dynamic reconfigurable CGA processor datapath at the instruction set simulator level that we demonstrate on WLAN 2×2 40MHz application. The results allow us to propose important application and architectural changes for our ASIP.

Published in:

2010 IEEE Workshop On Signal Processing Systems

Date of Conference:

6-8 Oct. 2010