Cart (Loading....) | Create Account
Close category search window
 

Mixed-Mode Chip Implementation of Digital Space SVPWM With Simplified-CPU and 12-Bit 2.56 Ms/s Switched-Current Delta-Sigma ADC in Motor Drive

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Guo-Ming Sung ; Dept. of Electr. Eng., Nat. Taipei Univ. of Technol., Taipei, Taiwan ; Chih-Ping Yu ; Tsai-Wang Hung ; Hsiang-Yuan Hsieh

This study presents a mixed-mode chip for use in a vector-controlled induction motor drive. It exhibits digital scalar space vector pulse width modulation (DSSVPWM), and comprises a proportional-integral (PI) controller, a simplified central processing unit (CPU), and a second-order delta-sigma analog-to-digital converter (Δ-Σ ADC). It is fabricated using a standard 0.35-μm 2P4M CMOS process. All of the circuits, digital and analog, are realized in a single chip as a convenient, high-speed, highly integrated, and low-cost solution. The digital circuit contains a DSSVPWM, a simplified CPU, a PI controller, and a decimator filter; the analog circuit is a second-order switched-current (SI) delta-sigma modulator, which includes two discrete-time integrators, a current comparator, a current-mode digital-to-analog converter, a D-type flip-flop, a nonoverlapping clock generator, and a bias current generator. This mixed-mode chip constitutes a closed-loop motor drive system with stable performance, short response times, precise controllability, and flexibility. Experimental results indicate that the digital circuit has a power consumption of 17.95 mW and a maximum frequency of 100 MHz, and that the SNR and power dissipation of the analog circuit are 71.9 dB and 12.1 mW, respectively, with a bandwidth of 10 kHz, an over sampling ratio of 128, and a sampling rate of 2.56 MHz at a power supply of 3.3 V.

Published in:

Power Electronics, IEEE Transactions on  (Volume:27 ,  Issue: 2 )

Date of Publication:

Feb. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.