Skip to Main Content
This paper presents an adaptive 1.2-V 90-nm CMOS cascade two-stage (2-2) SC ΣΔ modulator with 3-level quantization and unity signal transfer function in both stages. The chip reconfigures its loop filter order (either 2nd or 4th-order), clock frequency (from 40 to 240 MHz) and scales power according to the required specifications for different wireless standards, covering: GSM, Bluetooth, GPS, UMTS, DVB-H and WiMAX. Measurements feature a dynamic range of 78/70/71.5/66/62/52dB and a peak signal-to-(noise+distortion) ratio of 72.3/68.0/65.4/63.3 /59.1/48.7dB within 100kHz/500kHz/1MHz/2MHz/4MHz/10MHz, while consuming 4.6/5.35/6.2/8/8/11mW, respectively. These results show a competitive performance with the state-of-the-art multi-standard ΣΔ modulators, covering one of the widest regions in the DR-vs.-Bandwidth plane.