Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Parameterized bus interface design based on Verilog language

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhang Zhen ; Sch. of Electr. & Inf. Eng., Wuhan Inst. of Technol., Wuhan, China ; Zhang Hui

With the rapid development of the designing technology and manufacturing technology about deep submicron of the integrated circuit, SoC (System-on-a-Chip) technology has become the mainstream of integrated circuit design in 21st century, and become current development trend of very large scale integrated circuits. At present, the design of SoC usually adopts the Hierarchization architecture on chip bus, bus interface is the interface of system bus and peripheral bus, and all peripheral IP cores in the SoC go on data communication with processor through interface. For improve the reusability of IP cores, we should improve the configurability of bus interface as much as possible, the parameterized design is a common solution to realize the configurable. This paper studies the design of a parameterized bus interface, and quantitative analysis the parameterized design how effects on IP's reusability compared with nonparameterized design, using LOC (line of code) as a metric.

Published in:

Computer Application and System Modeling (ICCASM), 2010 International Conference on  (Volume:8 )

Date of Conference:

22-24 Oct. 2010