By Topic

Interpolated VCO design for a low bandwidth, low-jitter, self-biased PLL in 45 nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Duarte, D. ; Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA ; Hsu, S. ; Wong, K. ; Huang, M.
more authors

A novel self-biased PLL design incorporating a low-gain interpolated inverter-based ring oscillator VCO accomplishes several improvements for general purpose clock generation, namely lower bandwidth and lower short and medium-term accumulation jitter due to thermal noise and reference clock noise, while not sacrificing PSRR, area, and PVT insensitivity. Charge pump programmability provides an effective mechanism for bandwidth adjustments without requiring large circuit duplicates. Data collected on a high-k, metal gate 45 nm process confirms the suitability of the proposed scheme.

Published in:

Custom Integrated Circuits Conference (CICC), 2010 IEEE

Date of Conference:

19-22 Sept. 2010