By Topic

On Scaling Speedup with Coarse-Grain Coprocessor Accelerators on Reconfigurable Platforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
George Kornaros ; Multimedia Dept., Technol. Educ. Inst. Appl. Inf., Heraklion, Greece ; Antonios Motakis

Instruction set accelerator architectures have emerged recently as light-weight hardware coprocessors, so as to transparently improve applications performance. This paper investigates the effectiveness of adding hardware accelerators as refers to scaling, based on applications that show data level parallelism such as image edge detection and fractal applications. The implementation results using reconfigurable technology show that, by utilizing a number of hardware coprocessor units, applications such as Sobel edge detection can achieve speedup more than 37×. Finally, architectural directions based on the developed case studies show that even better performance can be achieved when the overheads of communication, of serialized data accesses, shared memory and of bus protocols are reduced.

Published in:

Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference on

Date of Conference:

1-3 Sept. 2010