By Topic

Computation Reduction Techniques for Vector Median Filtering and their Hardware Implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tasdizen, O. ; Fac. of Eng. & Natural Sci., Sabanci Univ., Istanbul, Turkey ; Hamzaoglu, I.

Vector Median Filters (VMFs) are used in many image and video processing applications. Recently, they are used for Frame Rate Up-Conversion (FRC). However, they are difficult to implement in real-time because of their high computational complexity. Therefore, in this paper, we propose several techniques to reduce the computational complexity of VMFs by using data reuse methodology and by exploiting the spatial correlations in the motion vector field. In addition, we designed and implemented an efficient VMF hardware including the computation reduction techniques exploiting the spatial correlations in the motion vector field on a low cost Xilinx XC3S400A-5 FPGA. The FPGA implementation can work at 145 MHz and it can process more than 94 high definition frames per second.

Published in:

Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference on

Date of Conference:

1-3 Sept. 2010