By Topic

Check-bit-reduced codewords using non-2n data bits for ECC-based self-refresh enhancement techniques in DRAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cha, S. ; Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea ; Yoon, H.

Error correction code (ECC) techniques have often been used to reduce the self-refresh power of dynamic random access memories (DRAMs). However, the overhead associated with the large number of check bits has prevented ECC methods from being incorporated into commercial applications. In a novel approach employed in this reported work, the number of data bits in the proposed codeword is set to have a length that is not a power of two (non-2n). Such a condition results in a substantial decrease in the number of required check bits. Compared to the use of 2n data bits in 1 Gb DRAMs, implementations that utilise the proposed codeword can achieve ECC-enhanced self-refresh schemes with 3.4 and 4.7 reductions in check bit and register overheads, respectively.

Published in:

Electronics Letters  (Volume:46 ,  Issue: 22 )