By Topic

A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 \mu m CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Seon-Kyoo Lee ; Dept. of Electronic and Electrical Engineering, Pohang University of Science and Technology(POSTECH), Pohang, Korea ; Young-Hun Seo ; Hong-June Park ; Jae-Yoon Sim

An all-digital PLL for wireline applications is designed with a sub-exponent TDC which adaptively scales its resolution according to input time difference. By cascading 2× time amplifiers, the TDC efficiently generates the exponent-only information for fractional time difference. To improve linearity in a wide input range, a replica-based self-calibration scheme is applied to the time amplifier. The TDC, implemented in a 0.18 μm CMOS, shows the minimum resolution of 1.25 ps with a total conversion range of 2.5 ns, the maximum operating frequency of 250 MHz, and power consumption of 1.8 mW at 60 MHz. The measured rms jitter of PLL was 5.03 ps at 960 MHz.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:45 ,  Issue: 12 )