By Topic

Characterization of Metamorphic GaAsP/Si Materials and Devices for Photovoltaic Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Tyler J. Grassman ; Department of Electrical and Computer Engineering, College of Engineering, The Ohio State University, Columbus, OH, USA ; Mark R. Brenner ; Maria Gonzalez ; Andrew M. Carlin
more authors

GaAsyP1-y anion-sublattice compositionally graded buffers and device structures were grown directly on Si(100) substrates by way of a high-quality GaP integration layer, yielding GaAsP target layers having band gaps of photovoltaic interest (1.65-1.8 eV), free of antiphase domains/borders, stacking faults, and microtwins. GaAsyP1-y growths on both Si and GaP substrates were compared via high-resolution X-ray diffractometry of the metamorphic buffers and deep-level transient spectroscopy (DLTS) of p+-n diodes that are lattice matched to the final buffer layer. Structural analysis indicates highly efficient epitaxial relaxation throughout the entire growth structure for both types of samples and suggests no significant difference in physical behavior between the two types of samples. DLTS measurements performed on GaAsP diodes fabricated on both Si and GaP substrates reveal the existence of identical sets of traps residing in the n-type GaAsP layers in both types of samples: a single majority carrier (electron) trap, which is located at EC - 0.18 eV, and a single minority carrier (hole) trap, which is located at EV + 0.71 eV. Prototype 1.75-eV GaAsP solar cell test devices grown on GaAsyP1-y/Si buffers show good preliminary performance characteristics and offer great promise for future high-efficiency III-V photovoltaics integrated with Si substrates and devices.

Published in:

IEEE Transactions on Electron Devices  (Volume:57 ,  Issue: 12 )