By Topic

Dynamic voltage and frequency scaling for power saving in TD-SCDMA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Li Fang-Wei ; College of Communication and Information Engineering, Chongqing University of Posts and Telecommunication, China ; Li-Han

Powering saving is one of the key technologies in mobile terminal design. A fast estimation dynamic voltage and frequency scaling (DVFS) mechanism is developed to greatly reduce the dynamic power. The fast estimation algorithm can adaptively predict the optimum suppply voltage and the optimum clock frequency. It sets the processor's operating frequency and voltage based on predicting the short-term software workload on the processor. It effectively extends the working time of TD-SCDMA terminal. This has both significant technical and practical bearing on the development of the TD-SCDMA industry.

Published in:

Educational and Information Technology (ICEIT), 2010 International Conference on  (Volume:1 )

Date of Conference:

17-19 Sept. 2010