By Topic

FPGA-based real-time simulation of state-space models using floating-point cores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tarek Ould Bachir ; École Polytechnique de Montréal, Departement of Electrical Engineering, Montreal, PQ, H3T 1J4, Canada ; Jean-Pierre David

The numerical simulation of power and electromechanical systems necessitates sub-microsecond calculation timesteps if the considered system is characterized by low time constants. Migrating the computational load to an FPGA have shown to suit well the real-time simulation needs of such systems. However, many challenges remain to concretize the broad adoption of FPGA technology for the real-time simulation context. In this paper, we present a general framework for the effective practice of FPGA modeling when the state-space approach is used. The computations are performed with the help of floating-point cores and the framework guaranties time-steps below 1 us. An FPGA-based implementation of a BLDC motor is presented as an illustrative example.

Published in:

Power Electronics and Motion Control Conference (EPE/PEMC), 2010 14th International

Date of Conference:

6-8 Sept. 2010