By Topic

Non-systematic RS encoder design for a parity replacer of ATSC-M/H system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kim, Hyungsuk ; Dept. of Electr. Eng., Kwangwoon Univ., Seoul, South Korea ; Seo Weon Heo

An efficient RS encoder for a parity replacer circuit of ATSC M/H mobile DTV receiver is presented. First, we derive the non-systematic RS encoder architecture which requires the well-known Forney algorithm to evaluate the parity symbol values located at arbitrary positions. We notice that only at most three information symbols corresponding to the trellis initialization symbol determine the RS parity symbols to be replaced in the parity replacer circuit. So we derive another form of the Forney algorithm to represent the parity symbol value as a linear combination of the input information symbols. With the new form, efficient architecture for implementing the RS encoder of a parity replacer is presented.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:56 ,  Issue: 3 )