Cart (Loading....) | Create Account
Close category search window
 

Low cost VLSI architecture of resisting long echo channel estimation for DTMB system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yunlong Ge ; Inst. of Microelectron., Fudan Univ., Shanghai, China ; Huxiong Xu ; Chen, Yun ; Yizhi Wang
more authors

Digital television/terrestrial multimedia broadcasting (DTMB) was announced as the Chinese digital television terrestrial broadcasting (DTTB) standard in August, 2006. It adopts TDS-OFDM (time-domain synchronous-orthogonal frequency division multiplexing) as the baseline modulation technology. There is not pilot information in order to avoid reduction of channel throughput. It uses pseudo-noise (PN) sequence as guard interval (GI) and the training sequence for both multi- and single-carrier block transmissions which makes the synchronization faster than CP-OFDM (cyclic prefix-orthogonal frequency division multiplexing) systems. It can resist the inter-symbol interference (ISI) and can be used for channel estimation and synchronization. In this paper, a full-mode channel estimation scheme for DTMB demodulator is developed. This method utilizes the PN sequence to obtain channel estimation and equalization both in three kinds of frame head (FH) mode as well as in single and multi-carrier modulation transmission mode. To implement on hardware realization, interference cancellation is predigested, then equalization and filter for channel impulse response are optimized. A low cost VLSI architecture for channel estimation and equalization is proposed which works effectually and achieves low complexity as well. Computational simulation results show that the proposed scheme has little BER loss in performance.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:56 ,  Issue: 3 )

Date of Publication:

Aug. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.