By Topic

An LMS-based adaptive digital calibration algorithm for CMOS pipelined analog-to-digital converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yanyan Hou ; Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China ; Qiang Li ; Shuisheng Lin ; Guang-Jun Li

In order to reduce the design difficulties, the input sample-and-hold amplifier (SHA) is often removed in the nested background calibration of the CMOS pipelined analog-to-digital converters (ADC). The system uses a dual-channel LMS adaptive digital background calibration algorithm, and the reference ADC was calibrated in the foreground. Without the input SHA, the sampling-time error between the two channels is inevitable, requiring a new timing compensation block to be added to the digital background calibration algorithm. Simulations show that with the proposed method, the timing error is greatly reduced, and the tradeoffs between accuracy and power dissipation are relaxed.

Published in:

2010 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)

Date of Conference:

22-24 Sept. 2010