By Topic

Lithography induced layout variations in 6-T SRAM cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kampen, C. ; Fraunhofer Inst. for Integrated Syst. & Device Technol. (IISB), Erlangen, Germany ; Evanschitzky, P. ; Burenkov, A. ; Lorenz, J.

A simulation study of lithography induced layout variations in 6-T SRAM cells is presented. Lithography simulations of a complete 6-T SRAM cell layout, including active n+/p+ regions layer and poly-gate layer were performed. The smallest feature size was assumed to be 45 nm. 76 positions of the projector focus were simulated for each layer in total. TCAD simulations of 32nm single gate FD SOI MOSFETs were performed to calculate the electrical behavior. SPICE parameters were extracted from reference results obtained by TCAD simulations. More than 5000 variations of the the static and dynamic SRAM cell performance in dependence on lithography induced variations of the physical transistor width and the physical gate length were simulated.

Published in:

Simulation of Semiconductor Processes and Devices (SISPAD), 2010 International Conference on

Date of Conference:

6-8 Sept. 2010