By Topic

Performance analysis and optimization for homogenous multi-core system based on 3D Torus Network on Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Jiajia Jiao ; School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China ; Yuzhuo Fu ; Ting Liu ; Han Wang
more authors

3D IC technology drives Network-On-Chip (NoC) design on towards 3D trend and relevant multi-core system further development. However, most recent researches still focus on the fundamental 3D Mesh structure and have no convincible traffic pattern models in realistic applications. In this paper, we p resent a complete design framework of a Distributed Shared Memory homogenous multi-core system based on 3D Torus interconnects. A Gray code routing mechanism is also proposed to solve deadlock. In addition, we evaluate the 3D Torus system with both Synthetic traffic (uniform and transpose pattern) and real parallel multi-thread benchmark. Comparing with 3D Mesh, our experimental results demonstrate a significant reduction in the average packet latency and higher throughout put as well as a major improvement of execution cycles in typical thermal-aware IP mapping methods in 3D Torus multi-core system.

Published in:

NEWCAS Conference (NEWCAS), 2010 8th IEEE International

Date of Conference:

20-23 June 2010