By Topic

Simultaneous enlargement of SRAM read/write noise margin by controlling virtual ground lines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Hiroshi Makino ; Faculty of Information Science and Technology, Hirakata, Japan ; Takahito Kusumoto ; Shunji Nakata ; Shin'ichiro Mutoh
more authors

The SRAM operating margin in 65 nm technology is analyzed. The peak characteristic in the read margin versus the supply voltage was found to be caused by the channel length modulation effect. Controlling the memory cell virtual ground line proved to be effective in enlarging the operating margin simultaneously in the read and the write operations. A simple optimum circuit which does not require any dynamic voltage control is proposed, realizing an improvement in the operating margin comparable to conventional circuits requiring dynamic voltage control.

Published in:

NEWCAS Conference (NEWCAS), 2010 8th IEEE International

Date of Conference:

20-23 June 2010