By Topic

Serial architectures for the implementation of 2-D digital filters and for template matching in digital images

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
M. A. Sid-Ahmed ; Dept. of Electr. Eng., Windsor Univ., Ont., Canada

Serial architectures are derived for the hardware realization of two-dimensional (2-D) digital filters (IIR and FIR), and for the implementation of template matching in digital images. The architectures utilizes two's-complement representation and table look-up techniques. The contents of the lookup tables is generated via hardware from the filter coefficients. The architectures require a modest amount of hardware, and could be suitable for VLSI implementation

Published in:

IEEE Transactions on Acoustics, Speech, and Signal Processing  (Volume:38 ,  Issue: 5 )