By Topic

Effects of back interface trap states on the fully depleted strained-silicon-on-insulator capacitorless single transistor dynamic random access memory cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Min-Soo Kim ; Department of Electronic Materials Engineering, Kwangwoon University, 447-1, Wolgye-dong, Nowon-gu, Seoul 139-701, Republic of Korea ; Cho, Won-Ju

Your organization might have access to this article on the publisher's site. To check, click on this link: 

A series of systematic experiments were carried out to investigate the effects of silicon back interface state density between silicon channel layer and buried oxide layer on the memory characteristics. The back interface states of fully depleted strained-silicon-on-insulator (FD sSOI) substrate were intentionally generated by controlling the temperature of rapid thermal annealing (RTA) process and the amount of back interface trap was evaluated by using the backgated metal-oxide-semiconductor field-effect transistor method. As a result, the trap density of back interface increased with RTA temperature, which causes the degradation of FD sSOI single transistor dynamic random access memory.

Published in:

Applied Physics Letters  (Volume:97 ,  Issue: 15 )