Cart (Loading....) | Create Account
Close category search window
 

Performance and Energy Implications of Many-Core Caches for Throughput Computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hughes, C.J. ; Intel Labs., Santa Clara, CA, USA ; Changkyu Kim ; Yen-Kuang Chen

Processors that target throughput computing often have many cores, which stresses the cache hierarchy. logically centralized, shared data storage is needed for many-core chips to provide high cache throughput for heavily read-write shared lines. techniques to reduce on-die and off-die traffic have a dramatic energy benefit for many-core chips.

Published in:

Micro, IEEE  (Volume:30 ,  Issue: 6 )

Date of Publication:

Nov.-Dec. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.