Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

A 65nm CMOS low-power, low-voltage bandgap reference with using self-biased composite cascode opamp

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Koushaeian, L. ; Centre for Telecommunications and Micro-Electronics (CTME), Melbourne, Australia ; Skafidas, S.

In this paper, we present a low-voltage low-power CMOS bandgap voltage reference (BVR) based on the self-cascode self-biased op-amp. The current mirror mismatch error resulting from the channel length modulation (CLM) effect has also been compensated by using composite transistors. This proposed circuit, implemented in 65nm IBM CMOS process, which generates a reference of 364mV from a power supply of the 1.2V and consumed the 28 μW at room temperature. The power supply rejection ratio is greater than 60 dB for frequency below 10 kHz. The proposed bandgap achieves a temperature coefficient(TC) of 4.7ppm/°C without trimming for the temperature range(TR) from 0°C to 100°C and the 0.75mV/V of ±10% supply voltage variations.

Published in:

Low-Power Electronics and Design (ISLPED), 2010 ACM/IEEE International Symposium on

Date of Conference:

18-20 Aug. 2010