By Topic

A class of error control codes for byte organized memory systems-SbEC-(Sb+S)ED codes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hamada, M. ; Graduate Sch. of Inf. Syst., Univ. of Electro-Commun., Tokyo, Japan ; Fujiwara, E.

A new class of error control codes, single byte error correcting and single byte plus single bit error detecting codes, are presented. The codes are suitable for semiconductor memory systems organized in a b-bit-per-chip manner, b⩾2, and more efficient than previously known codes with as strong error control capabilities

Published in:

Computers, IEEE Transactions on  (Volume:46 ,  Issue: 1 )