Cart (Loading....) | Create Account
Close category search window
 

Mechanisms of Noise Degradation in Low Power 65 nm CMOS Transistors Exposed to Ionizing Radiation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Re, V. ; Dipt. di Ing. Ind., Univ. di Bergamo, Dalmine, Italy ; Gaioni, L. ; Manghisoni, M. ; Ratti, L.
more authors

Experimental data provide insight into the mechanisms governing the impact of gate and lateral isolation dielectrics and of scaling-related technological advances on noise and its sensitivity to total ionizing dose effects in Low Power 65 nm CMOS devices. The behavior of the 1/f noise term is correlated with the effects on the drain current that irradiation brings along by turning on lateral parasitic transistors. A comparison with data from previous CMOS generations is carried out to assess the impact of process features on radiation-induced degradation effects.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:57 ,  Issue: 6 )

Date of Publication:

Dec. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.