By Topic

Complete Extraction of Trap Densities in Poly-Si Thin-Film Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kimura, M. ; Dept. of Electron. & Inf., Ryukoku Univ., Otsu, Japan ; Yoshino, T. ; Harada, K.

We have developed a technique to completely extract trap densities at front- and back-insulator interfaces and grain boundaries in poly-Si thin-film transistors. First, the trap densities at the front- and back-insulator interfaces are extracted from the front and back low-frequency capacitance-voltage characteristics using the Poisson and carrier-density equations. Next, the trap density at the grain boundaries is extracted from a current-voltage characteristic using 2-D device simulation. Particularly, in this paper, actual trap densities are extracted to evaluate oxygen and hydrogen plasma treatments. First, it is found that the energy profiles of these trap densities are quite different. Next, the oxygen plasma treatment has the effect to reduce trap densities but cannot diffuse to the back-insulator interface. Finally, it is concluded that this extraction technique is useful to evaluate film properties, diagnose fabrication processes, and improve transistor characteristics.

Published in:

Electron Devices, IEEE Transactions on  (Volume:57 ,  Issue: 12 )