By Topic

Dynamic Vpass Controlled Program Scheme and Optimized Erase Vth Control for High Program Inhibition in MLC NAND Flash Memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Park, Ki-Tae ; Flash Product & Technol. Div., Samsung Electron. Co., Ltd., Hwasung, South Korea ; Youngsun Song ; Myounggon Kang ; Sungsoo Lee
more authors

In this paper, dynamic Vpass ISPP schemes and optimizing Vth of erase memory cells are presented for achieving high program inhibition with lower program disturbance in sub-40 nm MLC NAND flash and beyond. Simple two-step dynamic Vpass control technique is used and over 40% program failure reduction after 30 k P/E cycling is achieved in the proposed scheme, compared to conventional method. A major pattern dependency of program disturbance in MLC NAND flash is also described in this paper. In order to achieve high immunity for the data pattern dependency in program disturbance, optimizing erase Vth and its distribution using ISPP-after-erase with a precise negative Vth sensing scheme are proposed. The proposed schemes are demonstrated using 42 nm MLC NAND flash test chip and about 2 times better Vpass window margin is obtained compared to conventional scheme.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:45 ,  Issue: 10 )