By Topic

An Inductive-Coupling DC Voltage Transceiver for Highly Parallel Wafer-Level Testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Yoshida, Y. ; Dept. of Electron. & Electr. Eng., Keio Univ., Yokohama, Japan ; Nose, K. ; Nakagawa, Y. ; Noguchi, K.
more authors

A small-size inductive-coupling dc voltage transceiver for highly-parallel wafer-level testing is experimentally demonstrated in 90-nm CMOS technology, which can reduce the total cost of a low-price IC by 18%. In order to carry out dc tests, the proposed transceiver outputs dc voltage to the die-under-test (DUT) without any area-consuming digital circuits. In addition, digital calibration with digital feedback channel which calibrates the output dc voltage enables the removal of calibration circuits on the DUT. All of the circuits for dc tests are implemented into the area of an inductor (100 μm ×100 μm). The proposed dc voltage transmission is successfully demonstrated with 6-bit resolution.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:45 ,  Issue: 10 )