By Topic

Towards maximising the use of structural VHDL for synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
O'Brien, K. ; LEDA S.A., Meylan, France ; Robert, A. ; Maginot, S.

In this paper we show that by performing some VHDL elaboration transformations before synthesis we can extend the synthesis subset to include complex structural and hierarchical statements. This in turn means that: design, debug and simulation times are reduced; designs are more accessible (readable, modifiable, portable, reusable); design prototyping can be speeded up. All of this can be achieved without the need to modify existing synthesis tools

Published in:

Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European

Date of Conference:

16-20 Sep 1996