By Topic

A high-level synthesis approach to optimum design of self-checking circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Antola, A. ; Dipartimento di Elettronica e Inf., Politecnico di Milano, Italy ; Piuri, V. ; Sami, M.

We present an innovative solution to design of self checking systems implementing arithmetic algorithms. Rather than substituting self checking units in system synthesized independently of self checking requirements, we introduce self checking in high level synthesis as a requirement already for scheduling the DFG. Rules granting error detection allow optimum partitioning of the DFG; minimum latency, resource constrained scheduling is performed with the support of such partitioning so as to optimize the number of checkers as well as that of other resources

Published in:

Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European

Date of Conference:

16-20 Sep 1996