By Topic

A quasi-barrier technique to improve performance of an irregular application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shah, H.V. ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; Fortes, J.A.B.

A technique to improve performance on distributed memory machines of irregularly structured Grobner basis computations is developed. In parallel Grobner basis computation, at every step many tasks are executed in parallel by relating the dependencies present in sequential computation. In this relaxation approach, the idle time spent by processors at k/sup th/ step can be reduced by synchronizing p processors when r out of NT/sub k/(r/spl les/NT/sub k//spl les/p) tasks (instead of NT/sub k/) are complete. The analysis presented in this paper shows that, in theory, the improvement in speedup can be as much as lnp when the task distribution is close to exponential. In 70-75% of the experiments carried on IBM SP2 and Intel Paragon, this quasi-barrier technique improved speedup.

Published in:

Frontiers of Massively Parallel Computing, 1996. Proceedings Frontiers '96., Sixth Symposium on the

Date of Conference:

27-31 Oct. 1996