By Topic

III–V Nanowires on Si Substrate: Selective-Area Growth and Device Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Tomioka, Katsuhiro ; Japan Sci. & Technol. Agency, Tokyo, Japan ; Tanaka, T. ; Hara, S. ; Hiruma, K.
more authors

III-V nanowires (NWs) on Si are promising building blocks for future nanoscale electrical and optical devices on Si platforms. We present position-controlled and orientation-controlled growth of InAs, GaAs, and InGaAs NWs on Si by selective-area growth, and discuss how to control growth directions of III-V NW on Si. Basic studies on III-V/Si interface showing heteroepitaxial growth with misfit dislocations and coherent growth without misfit dislocations are presented. Finally, we demonstrate the integrations of a III-V NW-based vertical surrounding-gate field-effect transistor and light-emitting diodes array on Si. These demonstrations could have broad applications in high-electron-mobility transistors, laser diodes, and photodiodes with a functionality not enabled by conventional NW devices.

Published in:

Selected Topics in Quantum Electronics, IEEE Journal of  (Volume:17 ,  Issue: 4 )