By Topic

Forming damped LRC parasitic circuits in simultaneously switched CMOS output buffers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
T. J. Cabara ; Bell Labs., Lucent Technol., Murray Hill, NJ, USA ; W. C. Fischer ; J. Harrington ; W. W. Troutman

Several techniques to reduce the ground bounce effect in CMOS chips are described. The effective width of the predrive and final driver of a CMOS output buffer is automatically adjusted to compensate for process, voltage, and temperature (PVT) variations. The slew rate of the predrive nodes is controlled by introducing a digitally weighted capacitance. Finally, a compensated active resistance is inserted into both the power and ground leads to further dampen the oscillations. These techniques allow the buffer to behave uniformly over the entire PVT range. Measurements of a 0.5-μm CMOS test chip have demonstrated that these new buffers generate 2.5× less ground bounce when compared to conventional buffers. An external resistance is required to set a reference current

Published in:

IEEE Journal of Solid-State Circuits  (Volume:32 ,  Issue: 3 )