By Topic

Dynamic Load Balancing Scheduling Model Based on Multi-core Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xiaozhong Geng ; Dept. of Comput. Sci. & Technol., Jilin Univ., Changchun, China ; Gaochao Xu ; Yuan Zhang

As the computer industry moves toward large-scale multi-core processors (also called Chip Multi-Processor, CMP) ,the quantity of cores on a chip increases dramatically. In order to fully utilize these processing cores, load balancing has become one of the most important factors that affect the performance of multi-cores. Based on further research on dynamic load balancing scheduling model of multiprocessor system, and considered the characteristics of multi-core architecture, this paper gave some detailed analysis concerning major influencing factors about multi-core load balancing, so that a general model of dynamic load balancing based on CMP is built. This model represents the dynamic load balancing scheduling problem as a quintuple, which gives a formal description about all factors that affect multi-core processors load balancing.

Published in:

Frontier of Computer Science and Technology (FCST), 2010 Fifth International Conference on

Date of Conference:

18-22 Aug. 2010