By Topic

Analysis and Improvement of Dynamic Multi-core Hardware Prefetch Technology Based on Pre-execution

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Juan Fang ; Coll. of Comput. Sci., Beijing Univ. of Technol., Beijing, China ; Hongbo Zhang

Multi-core processor has been widely used for lower power consumption and high performance, but it also aggravates the “Memory Wall” problem, the increasing memory access latency limits the further improvement of multi-core's performance. Therefore, prefetching technology is an effective way to address this problem. This paper analyses the dynamic multi-core hardware prefetching technology based on pre-execution and brings up some improvements, besides, it raises the challenges of prefetching techniques for multi-core and the likely solution to the challenges.

Published in:

Frontier of Computer Science and Technology (FCST), 2010 Fifth International Conference on

Date of Conference:

18-22 Aug. 2010